UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/784,125	02/20/2004	Douglas J. Koslow	CA7037682001	5265
23639 BINGHAM M	7590 08/27/2007 CCUTCHEN LLP	EXAMINER		
Three Embarca	ndero Center	JACOB, I	JACOB, MARY C	
San Francisco, CA 94111-4067			ART UNIT	PAPER NUMBER
			2123	
			MAIL DATE	DELIVERY MODE
			08/27/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

8

	Application No.	Applicant(s)				
	10/784,125	KOSLOW ET AL.				
Office Action Summary	Examiner	Art Unit				
·	Mary C. Jacob	2123				
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	vith the correspondence address				
A SHORTENED STATUTORY PERIOD FOR RE WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFF after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the meanned patent term adjustment. See 37 CFR 1.704(b).	EDATE OF THIS COMMUN R 1.136(a) In no event, however, may a riod will apply and will expire SIX (6) MO atute, cause the application to become A	ICATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).				
Status	•	•				
1) Responsive to communication(s) filed on 20	<u>0 June 2007</u> .					
2a)⊠ This action is FINAL . 2b)☐ T						
3)☐ Since this application is in condition for allo	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice unde	er <i>Ex parte Quayle</i> , 1935 C.I	D. 11, 453 O.G. 213.				
Disposition of Claims	·					
4) Claim(s) 1-30 is/are pending in the applicat	ion.	•				
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6) Claim(s) 1-30 is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction an	d/or election requirement.					
Application Papers		•				
9) The specification is objected to by the Exam	niner.					
10)⊠ The drawing(s) filed on <u>20 February 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the cor						
11) The oath or declaration is objected to by the		:				
Priority under 35 U.S.C. § 119						
12) ☐ Acknowledgment is made of a claim for fore a) ☐ All b) ☐ Some * c) ☐ None of:	eign priority under 35 U.S.C.	§ 119(a)-(d) or (f).				
1. Certified copies of the priority docum	ents have been received.					
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the p						
application from the International But						
* See the attached detailed Office action for a	list of the certified copies no	t received.				
•						
•						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)		o(s)/Mail Date Informal Patent Application				
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application 6) Other:						

DETAILED ACTION

1. The response filed 6/20/07 has been received and considered. Claims 1-30 have been presented for examination.

Response to Amendment

2. The amendments to the claims on pages 4-9 of the response filed 6/20/07 fails to underline text that has been added to the claims, specifically, claim 27, lines 13-14, claim 28, lines 11-12, claim 29, lines 16-17 and claim 30, line 4. Examiner respectfully requests that Applicant file a corrected, marked-up version of the claims.

Drawings

3. The objections to the drawings have been withdrawn in response to the amendments to the drawings filed 6/20/07.

Specification

4. The objections to the disclosure are withdrawn in response to the amendments to the specification filed 6/20/07.

Claim Objections

5. The objections to the claims recited in the 3/20/07 Office Action not repeated below, have been withdrawn in view of the amendments to the claims filed 6/20/07.

Art Unit: 2123

6. Claims 18 is objected to because of the following informalities: the last line has, "..". Appropriate correction is required.

Claim Rejections - 35 USC § 112

- 7. The rejections of claims under 35 U.S.C. 112, second paragraph recited in the 3/20/07 Office Action not repeated below, have been withdrawn in view of the amendments to the claims filed 6/20/07 and in view of further consideration in response to Applicant's remarks.
- 8. The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 9. Claims 1-17, 27 and 28 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 10. Claims 1, 27 and 28 are directed to "simultaneous debugging" of an electrical design having both an HDL portion and a general programming language portion, wherein the debug results are based "upon executing the request processing function". Since the "request processing function" is only processed at the simulator, which operates on the HDL portion of the design, it is unclear how these results show "simultaneous" debugging of both portions of the design. It appears that only the HDL portion produces the recited "debug" results. As to "debugging", the steps of the claim recite interrupting the simulator operating on the HDL portion, handling a request for simulation of the HDL with the external debugger wherein the external debugger calls a

request processing function at the simulator and executing the request processing function at the simulator. It is unclear how these limitations "debug" the "electrical design" since debugging is understood to be finding and correcting errors in a design, and there does not appear to be any steps reciting finding or correcting errors.

11. Claim 14 recites the limitation "the gdb debugger" in line 2. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 101

- 12. The claim rejections under 35 U.S.C. 101, recited in the 3/20/07 Office Action not repeated below, have been withdrawn in view of the amendments to the claims filed 6/20/07.
- 13. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

- 14. Claim 30 is rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.
- 15. Claim 30 recites functional descriptive material and therefore, is directed to non-statutory subject matter. The claim is directed to "a system for simultaneous processing of a design... the system comprising" and further recites, "means for" language. The specification, specifically paragraph 0040, last sentence, leads to the conclusion that the claimed "means" appear to cover at least one software embodiment, thus, the claim is interpreted to recite functional descriptive material.

Art Unit: 2123

Claim Rejections - 35 USC § 102

16. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 17. Claims 1-7, 12,13, 15-17, 27 and 28 are rejected under 35 U.S.C. 102(b) as being anticipated by Hollander (US Patent 6,182,258).
- 18. As to Claims 1, 27 and 28, Hollander teaches: a method for simultaneous debugging (column 10, lines 39-43, lines 50-58; column 11, lines 2-5) of an electrical design having both an HDL portion (Figure 5, element 170; column 10, lines 35-36) and a general programming language portion (Figure 5, elements 172, 163; column 10, lines 24-28), comprising: interrupting a simulator that operates upon the HDL portion, the simulator interrupted by an external debugger (column 5, lines 44-48; column 10, lines 44-50; Figure 6, element 90, "Stop on errors", "Breakpoints"), the external debugger debugging the general language portion (column 10, lines 24-28 and 50-61; column 11, lines 2-16); handling a simulator request with the external debugger for the simulator that is interrupted, the external debugger calling a request processing function at the simulator, the simulator request for simulation of the HDL (column 5, lines 44-48; column 9, lines 58-65; column 10, lines 43-50; column 11, lines 6-13; Figure 6, element 90, "Continue", "Return"); executing the request processing function at the simulator to

respond to the simulator request (column 9, lines 58-65; column 10, lines 47-49); and generating debug results based upon executing the request processing function and storing the debug results in a computer-readable medium (column 9, lines 21-24; column 10, line 65-column 11, line 11; Figure 1, element 24).

- 19. As to Claim 2, Hollander teaches: the simulator request accesses a portion of the HDL portion (column 7, lines 27-28; column 13, lines 38-41).
- 20. As to Claim 3, Hollander teaches: the simulator request accesses HDL signal values (column 9, lines 58-65).
- 21. As to Claim 4, Hollander teaches: the simulator request accesses HDL design hierarchy (column 7, lines 27-30; column 9, lines 59-65).
- 22. As to Claim 5, Hollander teaches: the simulator request operates simulator functionality (column 9, lines 59-65; column 10, lines 46-49Figure 6, element 90, "continue", "stop on errors", "breakpoints").
- 23. As to Claim 6, Hollander teaches: the general programming language portion comprises C, C++, or SystemC code (Hollander: column 10, lines 27-28).
- 24. As to Claim 7, Hollander teaches: the HDL portion comprises VHDL or Verilog (Hollander: column 6, lines 37-39 and lines 61-63; column 10, lines 34-35).
- 25. As to Claim 12, Hollander teaches: the simulator request is generated at a simulator GUI (Hollander: column 10, line 59-column 11, line 8, Figure 6, element 90).
- 26. As to Claim 13, Hollander teaches: the response to the simulator request is displayed at the simulator GUI (Hollander: column 10, line 59-column 11, line 8, Figure 6).

- 27. As to Claims 15, Hollander teaches: the simulator request is routed through a debugger GUI for the external debugger (Hollander: column 10, line 59-column 11, line 8, Figure 6).
- 28. As to Claim 16, Hollander teaches: the simulator request is directly routed to the external debugger (Hollander: column 10, line 59-column 11, line 8, Figure 6).
- 29. As to Claim 17, Hollander teaches: the request processing function is set up ahead of time at the simulator to handle anticipated simulator requests (Hollander: column 5, lines 44-48; column 11, lines 6-8).

Claim Rejections - 35 USC § 103

- 30. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

- 31. Claims 8-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hollander as applied to claim 1 above, in view of Chan (US Patent 6,466, 898).
- 32. Hollander teaches a method for simultaneous debugging of an electrical design wherein a simulator request is handled with an external debugger, the external debugger calling a request processing function at a simulator, the simulator request for simulation of the HDL portion of the design.
- 33. Hollander does not expressly teach (claim 8) the action of having the external debugger call the request processing function is based upon recognition of a waiting simulator request, (claim 9) recognition of the waiting simulator request is based upon a message sent to the external debugger, (claim 10) recognition of the waiting simulator request is based upon a periodic check of a simulator request wait queue, (claim 11) recognition of the waiting simulator request is based on whether a threshold number of simulator requests are waiting in a simulator request wait queue.
- 34. Chan teaches a novel concurrent, multi-threaded algorithm to accelerate the execution of logic simulation of HGL designs that supports both VHDL and Verilog HDL design languages in a single platform (column 4, lines 5-16), wherein the execution of logic simulation events includes wherein (claim 8) the call of a request processing function is based upon recognition of a waiting simulator request (column 7, lines 1-7, lines 32-39; Figure 3, element 14), (claim 9) wherein the recognition of the waiting simulator request is based upon a message sent to the logic simulation program (column 7, lines 1-7, lines 32-39; Figure 3, element 14), wherein (claim 10) recognition of the waiting simulator request is based upon a periodic check of a simulator request

Art Unit: 2123

of the waiting simulator request is based upon a periodic check of a simulator request wait queue (column 7, lines 1-7, lines 32-46; Figure 3, element 14), and wherein (claim 11) recognition of the waiting simulator request is based on whether a threshold number of simulator requests are waiting in a simulator request wait queue (column 20, lines 55-66; Figure 17, element 89).

- 35. Hollander and Chan are analogous art since they are both directed to the simulation of a HDL design.
- 36. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the method for simultaneous debugging of an electrical design wherein an external debugger calls a request processing function at a simulator as taught by Hollander to further include wherein the call of a request processing function is based upon recognition of a waiting simulator request, wherein the recognition of the waiting simulator request is based upon a message sent to the logic simulation program, wherein recognition of the waiting simulator request is based upon a periodic check of a simulator request wait queue, and wherein recognition of the waiting simulator request is based on whether a threshold number of simulator requests are waiting in a simulator request wait queue as taught in Chan since Chan teaches a novel concurrent, multi-threaded algorithm to accelerate the execution of logic simulation of HGL designs that supports both VHDL and Verilog HDL design languages in a single platform (column 4, lines 5-16).

37. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hollander as applied to claim 1 above, in view of Stallman et al ("Debugging with GDB: The GNU Source-Level Debugger", January 2002, book summary, obtained on www.gnu.org).

- 38. As to Claim 14, Hollander teaches an external debugger debugging the general programming language portion of a design, the external debugger calling a request processing function at the simulator.
- 39. Hollander does not expressly teach: the external debugger is a gdb debugger.
- 40. Stallman et al teaches the gdb, the GNU source level debugger that supports C and C++ among other languages, allows a designer to see what is going on inside a program while it executes or what a program was doing the moment it crashed and allows a designer to catch bugs in a program by: starting the program and specifying anything that might effect the program's behavior, making the program stop under specified conditions, examining what happened when the program stopped and allowing the designer to experiment with changes to see what effect they have on the program (paragraphs 1-3, bullets 1-4).
- 41. Hollander and Stallman et al are analogous art since they are both directed to the debugging of a general programming language portion of a design.
- 42. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the external debugger debugging the general programming language portion of the design as taught in Hollander to include the external debugger being a gdb debugger since Stallman et al teaches that a gdb

Page 11

Art Unit: 2123

debugger allows a designer to see what is going on inside a program while it executes or what a program was doing the moment it crashed and allows a designer to catch bugs in a program by: starting the program and specifying anything that might effect the program's behavior, making the program stop under specified conditions, examining what happened when the program stopped and allowing the designer to experiment with changes to see what effect they have on the program (paragraphs 1-3, bullets 1-4).

- 43. Claims 18-23, 25 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hollander in view of Chan.
- 44. As to Claims 18, 29 and 30, Hollander teaches: a method for simultaneous processing of a design (column 10, lines 39-43, lines 50-58; column 11, lines 2-5) that is based upon multiple programming languages, the multiple programming languages comprising a first language portion (Figure 5, element 170; column 10, lines 35-36) and a second language portion (Figure 5, elements 172, 163; column 10, lines 24-28), in which processing of the second language portion interrupts processing of the first language portion (column 5, lines 44-48; column 10, lines 12-13, lines 44-50), the method comprising: processing the second language portion of the design causing an interruption of processing for the first language portion (column 5, lines 44-48; column 10. lines 12-13, lines 44-50); having the processing of the second language portion call a request processing function at the first language portion that has been interrupted (column 5, lines 44-48; column 9, lines 58-62; column 10, lines 43-50; Figure 6, element 90, "Continue"); executing the request processing function at the first language portion

Application/Control Number: 10/784,125

Art Unit: 2123

(column 9, lines 58-65; column 10, lines 47-49); and generating processing results based upon executing the request processing function and storing the processing results in a computer-readable medium (column 9, lines 21-24; column 10, line 65-column 11, line 11; Figure 1, element 24).

- 45. Hollander does not expressly teach: determining whether there are one or more waiting requests for processing of the first language portion.
- 46. Chan teaches a novel concurrent, multi-threaded algorithm to accelerate the execution of logic simulation of HGL designs that supports both VHDL and Verilog HDL design languages in a single platform (column 4, lines 5-16), wherein event-driven logic simulation, as known in the art and by the invention as taught in Chan, includes determining whether there are one or more waiting requests for processing of a portion of the mixed language design (column 7, lines 1-7, lines 32-39; Figure 3, element 14; Figure 8, element 42).
- 47. Hollander and Chan are analogous art since they are both directed to the simulation of a mixed language design.
- 48. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the simultaneous processing of a design based on multiple programming languages as taught by Hollander to further include determining whether there are one or more requests waiting for processing a portion of the design as taught in Chan since Chan teaches a novel concurrent, multi-threaded algorithm to accelerate the execution of logic simulation of HGL designs that supports both VHDL and Verilog HDL design languages in a single platform (column 4, lines 5-16) and

further teaches that event driven simulation, as known in the art, includes determining whether there are one or more waiting requests for processing of a portion of the mixed language design (column 7, lines 1-7, lines 32-39; Figure 3, element 14; Figure 8, element 42).

- 49. As to Claim 19, Hollander in view of Chan teach: the one or more waiting requests are for accessing data from the first language portion of the design (Hollander: column 5, lines 44-49; column 9, lines 58-65).
- 50. As to Claim 20, Hollander in view of Chan teach: the one or more waiting requests are for debugging the first language portion (Hollander: column 4, lines 45-47; column 5, lines 39-50; column 9, lines 58-65; column 10, lines 43-61).
- As to Claim 21, Hollander in view of Chan teach: the act of determining whether there are one or more waiting requests for processing of the first language portion is based upon a message sent to a debugger for the processing of the second language portion (Hollander: column 10, lines 24-28 and 50-61; column 11, lines 2-16; Chan: column 7, lines 1-7, lines 32-39; Figure 3, element 14).
- As to Claim 22, Hollander in view of Chan teach: the act of determining whether there are one or more waiting requests for processing of the first language portion is based a periodic check of a request wait queue for the first language portion (Chan: column 7, lines 1-7, lines 32-46; Figure 3, element 14).
- 53. As to Claim 23, Hollander in view of Chan teach: the act of determining whether there are one or more waiting requests for processing of the first language portion is

Application/Control Number: 10/784,125

Art Unit: 2123

based on whether a threshold number of simulator requests are waiting in a request wait queue (Chan: column 20, lines 55-66; Figure 17, element 89).

- 54. As to Claim 25, Hollander in view of Chan teach: processing the second language portion comprises debugging the second language portion (Hollander: column 10, lines 24-28, lines 39-42, lines 54-56; column 10, line 67-column 11, line 5; Chan: column 10, lines 37-42).
- 55. As to Claim 26, Hollander in view of Chan teach: the request processing function is set up ahead of time to handle anticipated requests (Hollander: column 5, lines 44-48; column 11, lines 6-8).
- 56. Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hollander in view of Chan as applied to claim 18 above, further in view of Stallman et al.
- 57. As to Claim 24, Hollander in view of Chan teach a method for simultaneous processing of a design that is based upon multiple programming languages that includes handling one or more waiting requests for processing of a first language portion by having the processing of a second language portion call a request processing function at the first language portion that has been interrupted.
- 58. Hollander in view of Chan does not expressly teach: the request processing function is called by a gdb debugger.
- 59. Stallman et al teaches the gdb, the GNU source level debugger that supports C and C++ among other languages, allows a designer to see what is going on inside a program while it executes or what a program was doing the moment it crashed and

Art Unit: 2123

allows a designer to catch bugs in a program by: starting the program and specifying anything that might effect the program's behavior, making the program stop under specified conditions, examining what happened when the program stopped and allowing the designer to experiment with changes to see what effect they have on the program (paragraphs 1-3, bullets 1-4).

- 60. Hollander in view of Chan and Stallman et al are analogous art since they are directed to the debugging of a general programming language portion of a design.
- 61. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the handling of one or more waiting requests for processing of the first language portion by having the processing of the second language portion call a request processing function at the first language portion that has been interrupted as taught in Hollander in view of Chan to include the request processing function is called by a gdb debugger since Stallman et al teaches that a gdb debugger allows a designer to see what is going on inside a program while it executes or what a program was doing the moment it crashed and allows a designer to catch bugs in a program by: starting the program and specifying anything that might effect the program's behavior, making the program stop under specified conditions, examining what happened when the program stopped and allowing the designer to experiment with changes to see what effect they have on the program (paragraphs 1-3, bullets 1-4).

Response to Arguments

62. Applicant's arguments with respect to claims 1-30 have been considered but are moot in view of the new ground(s) of rejection.

- 63. Applicant argues: "Martionelle does not teach or suggest handling a simulator request with an external debugger, the external debugger debugging the general programming language portion" (pages 14-15). The Examiner concludes Hollander teaches or suggests this limitation as recited above.
- 64. Applicant recites, "Applicants agree with the Examiner that Hollander does not teach handling a simulator request with an external debugger" (page 15). The Examiner concluded that the amended claim language, particularly, "handling a simulator request with the external debugger for the simulator that is interrupted, the external debugger calling a request processing function at the simulator, the simulator request for simulation of the HDL" is taught or suggested by Hollander as recited above.
- 65. Applicant argues: "Martionelle...does not teach or suggest handling a simulator request with an external debugger for the simulator that is interrupted" (pages 15-16).

 The Examiner concludes Hollander teaches or suggests this limitation as recited above.
- 66. Applicant argues, "Chan does not disclose handling a simulator request with an external debugger for the simulator that is interrupted" (page 16). The Examiner concludes Hollander teaches or suggests this limitation as recited above. Chan is not relied upon to teach or suggest this limitation.
- 67. Applicant recites, "Applicants agree with the Examiner that Hollander does not teach handling the one or more waiting requests for processing of the first language portion by having processing of the second language portion call a request processing

function at the first language portion that has been interrupted" (page 17). The Examiner concluded that the amended claim language, particularly, "processing of the second language portion call a request processing function at the first language portion that has been interrupted" and "generating processing results based upon executing the request processing function and storing the processing results in a computer-readable medium" is taught or suggested by Hollander in view of Chan as recited above.

- 68. Applicant argues, "Martionelle does not teach handling the one or more waiting requests for processing of the first language portion by having processing of the second language portion call a request processing function at the first language portion that has been interrupted" (page 17). The Examiner concludes Hollander in view of Chan teach or suggest this limitation as recited above.
- 69. Applicant argues, "Chan teaches away from a processing function at a first language portion and processing of a second language" (page 18). The Examiner contends that Hollander is relied upon to teach or suggest this limitation as recited above.
- 70. Applicant argues, "Chan does not teach handling the one or more waiting requests for processing of the first language portion by having processing of the second language portion call a request processing function at the first language portion that has been interrupted" (page 18). The Examiner contends that Chan is relied upon to teach "handling the one or more waiting requests" and that Hollander is relied upon to teach or suggest, "having the processing of the second language portion call a request

processing function at the first language portion that has been interrupted" as recited above.

Conclusion

- 71. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- Duboc et al (US Patent 6,587,995) teaches embedding a debug monitor into an 72. enhanced programmable core model to provide integrated graphical debugging functionality into the model.
- 73. Benini et al. ("SystemC Cosimulation and Emulation of Multiprocessor SoC Designs", IEEE Computer Society, April 2003, pages 53-59) teaches an implementation of the IPC interface between wrappers and the ISS based on the GDB debugger and teaches GDB's remote debugging features and interface.
- 74. Gailser Research ("TSIM Simulator User's Manual", Version 1.2, June 2003, sections 1 and 3) teach gdb "load", "cont", "run", "monitor", "break" commands.
- Guerra et al ("Cycle and Phase Accurate DSP Modeling and Integration for 75. HW/SW Co-Verification", DAC '99, New Orleans, LA, 1999) teaches the debug of coverification models within system simulation using a gdb debugger.
- Olcoz et al ("VHDL Virtual Prototyping" Proceedings of the 6th IEEE International 76. Workshop on Rapid System Prototyping", 7-9 June, 1995, pages 161-167) teaches VHDL virtual prototyping where the software components of the system are executed

and debugged on top of the hardware models of the system, and teaches an extension of gdb debugging functionality.

77. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

78. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mary C. Jacob whose telephone number is 571-272-6249. The examiner can normally be reached Tuesday-Thursday, 7AM-4PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul Rodriguez can be reached on 571-272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Page 20 Application/Control Number: 10/784,125

Art Unit: 2123

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mary C. Jacob Examiner AU2123

MCJ 8/21/07

PAUL RODRIGUEZ SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100